Motion Estimation With Power Scalability and its VHDL Model
نویسندگان
چکیده
In MPEG standard, motion estimation (ME) is used to eliminate the temporal redundancy of video frames. This ME is the most time-consuming task in the encoding of video sequences and is also the one using the most power. Using low-bit images can save power of ME and a conventional architecture fixed to a certain bit width is used for low-bit motion estimator. It is known that there is a trade-off between power and image quality. ME may be used in various situations, and the relation between demands for power or image quality will depend on those circumstances. We therefore developed an architecture for a low-bit motion estimator with adjustable power consumption. In this architecture, we can select the bit width for the input image and adjust the amount of power for ME. To evaluate its effectiveness, we designed the motion estimator by VHDL and used the synthesis results to estimate the performance. key words: low power, motion estimation, MPEG, less gray
منابع مشابه
Accurate Model for Network-on-Chip Performance Evaluation Based on Timed Colored Petri Net
Network-on-Chip (NoC) is a power architecture that emerged to solve communication issues present in modern Systems-on-Chip (SoCs). NoC based architectures are very scalable and offer high levels of communication parallelism, among other features. Every efficient NoC implementation requires several design steps to accomplish indices of performance. Although there are many system level models, hi...
متن کاملAccurate VHDL Delay and Power Characterization of CMOS Logic Cells
This paper presents a model for characterizing delay and power for CMOS logic cells that accounts for input slope and output capacitance loading. A method for deriving the model parameters and VHDL modeling for simple logic gates is presented. The model makes feasible delay and power estimation at VHDL simulation speed, the errors of the model prediction are less than 5% of Spice results.
متن کاملImplementation of Motion Estimation IP Core for MPEG Encoder
Motion estimation is the most computationally demanding part of MPEG applications. Hence, it usually requires hardware for a real-time implementation. Ho wever, motion estimation was implemented by hardware, it has a limitation on flexibility. If motion estimation can choose the most suitable algorithm according to the changing characteristics of input image signals, we can get benefits, which ...
متن کاملHardware Implementation for the HEVC Fractional Motion Estimation Targeting Real-Time and Low-Energy
This paper presents an energy-aware and high-throughput hardware design for the Fractional Motion Estimation (FME) compliant with the High Efficiency Video Coding (HEVC) standard. An extensive software evaluation was performed to guide the hardware design. The adopted strategy mainly consists in using only the four squareshaped Prediction Unit (PU) sizes rather than using all 24 possible PU siz...
متن کاملSynthesis of array architectures for block matching motion estimation: design exploration using the tool DG2VHDL
DESIGN EXPLORATION USING THE TOOL DG2VHDL John Bonk Andrew Stone Elias S. Manolakos Communications and Digital signal Processing (CDSP) Center for Research and Graduate Studies Electrical and Computer Engineering Department Northeastern University, Boston, MA 02115 ABSTRACT In this paper we present a design case study using DG2VHDL, a tool which bridges the gap between an abstract graphical des...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2000